



PRODUCT SPECIFICATION

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V500HK1 SUFFIX: LS6(C7)

Common

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your confi comments.	rmation with your signature and

Approved By	Checked By	Prepared By
Chao-Chun Chung	Carlos Lee	YuYin Tsai

Version 2.0 Date 26 Jul. 2012

Date 26 Jul. 2012





Version 2.0

PRODUCT SPECIFICATION

CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	6
1.6 DISPLAY ORIENTATION	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 PACKAGE STORAGE	8
2.3 ELECTRICAL ABSOLUTE RATINGS	
2.3.1 TFT LCD MODULE	8
2.3.2 BACKLIGHT CONVERTER UNIT	8
3. ELECTRICAL CHARACTERISTICS	
3.1 TFT LCD MODULE	
3.2 BACKLIGHT UNIT	12
3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C)	12
3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)	12
3.2.3 CONVERTER INTERFACE CHARACTERISTICS	14
4. BLOCK DIAGRAM OF INTERFACE	16
4.1 TFT LCD MODULE	16
5 .INPUT TERMINAL PIN ASSIGNMENT	17
5.1 TFT LCD MODULE	17
5.2 BACKLIGHT UNIT	23
5.3 DRIVING BOARD UNIT	24
5.4 BLOCK DIAGRAM OF INTERFACE	25
5.5 LVDS INTERFACE	27
5.6 COLOR DATA INPUT ASSIGNMENT	28
6. INTERFACE TIMING	30
6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)	30
6.2 POWER ON/OFF SEQUENCE	36

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

2

11. MECHANICAL CHARACTERISTIC......





PRODUCT SPECIFICATION

6.2.1 POWER ON/OFF SEQUENCE	36
6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN	N OFF AND TURN ON37
7. OPTICAL CHARACTERISTICS	39
7.1 TEST CONDITIONS	39
7.2 OPTICAL SPECIFICATIONS	40
8. DEFINITION OF LABELS	46
8.1 CMI MODULE LABEL	46
9. Packaging	47
9.1 PACKING SPECIFICATIONS	47
9.2 PACKING METHOD	
10. PRECAUTIONS	
10.1 ASSEMBLY AND HANDLING PRECAUTIONS	
10.2 SAFETY PRECAUTIONS	
10.3 SAFETY STANDARDS	49

Version 2.0 3 Date 26 Jul. 2012



REVISION HISTORY

Version	Date	Page (New)	Section	Description
A1	April,23,12	all	all	Tentative Specification Ver 0.0 was first issued.
B1	Jun,11,12	all	all	Preliminary Specification Ver 1.0 was first issued.
C1	JUL,26,12	All	All	Approval Specification Ver 2.0 was first issued.
		12	3.2.2	Update CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C), Input Inrush
				Current
		15	3.2.3	Update CONVERTER INTERFACE CHARACTERISTICS Fig. 2
		45	9.1	Update PACKING SPECIFICATIONS Weight
		9	3.1	Update TFT LCD MODULE, Power Consumption/ Power Supply Current
		29	6.1.1	Update Timing spec for Frame Rate = 50Hz, 移除 3D mode 的 timing
		30	6.1.2	Update Timing spec for Frame Rate = 60Hz, Frame rate 增加註解
		47	10.3	Update SAFETY STANDARDS
		5	1.1	Update OVERVIEW
		12	3.2.1	Update LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C),Note(1)
		37	7.1	Update TEST CONDITIONS, LED Current
		6	1.5	Update MECHANICAL SPECIFICATIONS, Module Size Weight
		16	4.1	Update TFT LCD MODULE
		19	5.1	Update TFT LCD MODULE , Connector Part No
		22	5.2	Update BACKLIGHT UNIT,
		23	5.3	Update DRIVING BOARD UNIT
		48-50	11	Update MECHANICAL CHARACTERISTIC
		100		
4	N			

Version 2.0 4 Date 26 Jul. 2012

Date 26 Jul. 2012





PRODUCT SPECIFICATION

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V500HK1-LS6 is a 50" TFT Liquid Crystal Display module with LED Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 HDTV format and can display true 16.7M colors (8-bit color). The driving board module for backlight is built-in.

1.2 FEATURES

- High brightness 400nits
- High contrast ratio 5000:1
- Fast response time Gray to Gray typical 6.5ms
- High color saturation 72% NTSC
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response ti me for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology
- RoHs compliance
- V-sync mode

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

Version 2.0

1.4 GENERAL SPECIFICATIONS

ltem	Specification	Unit	Note
Active Area	1095.84(H) x (V) 616.41 (50" diagonal)	mm	(4)
Bezel Opening Area	1103.04(H) x 622.41(V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.1903(H) x 0.5708(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.07G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (Haze 1%),Hardness 3H	-	(2)
Rotation Function	unachievable		
Display Orientation	Signal input with "CMI"		

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.

5





1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	1113.84	1115.04	1116.24	mm	Module Size (CMI Bezel)
	Vertical (V)	637.21	638.41	639.61	mm	(CMI Bezel)
Module Size Weight	Depth (D)	15.2	16.2	17.2	mm	To Rear (CMI Bezel)
		26.6	27.6	28.6	mm	To converter cover (CMI Bezel)
	Weight	11612	12224	12836	G	Weight (CMI Bezel)

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.

1.6 DISPLAY ORIENTATION

Display input signal with "CMI"

Rear Side	Front Side	
T-Con Board	CMI	

Version 2.0 6 Date 26 Jul. 2012





PRODUCT SPECIFICATION

2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	alue	Unit	Note	
item	Syllibol	Min.	Max.	o iii	Note	
Storage Temperature	T _{ST}	-20	+60	ပ္	(1)	
Operating Ambient Temperature	T_OP	0	50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	35	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5)At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Version 2.0 Date 26 Jul. 2012





2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 $^{\circ}$ C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Svmbol	Va	lue	Unit	Note	
	Cyzc.	Min.	Max.	0		
Power Supply Voltage	V _{cc}	-0.3	13.5	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)	

2.3.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Light Bar Voltage	V_W	Ta = 25 ℃	1	-	58.8	V_{RMS}	3D Mode
Converter Input Voltage	V_{BL}	-	0		30	V	
Control Signal Level	-	-	-0.3	-	7	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.

Version 2.0 8 Date 26 Jul. 2012





PRODUCT SPECIFICATION

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

					Value				
	Paramo	eter	Symbol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage			V _{CC}	10.8	12	13.2	V	(1)	
Rush Curr	ent		I _{RUSH}	_	_	3.06	Α	(2)	
		White Pattern	_	_	7.2	8.64	W		
Power Consumption		Heavy Loading pattern	_	_	16.32	19.8	W		
		Black Pattern	_	_	7.2	8.64	W	(0)	
Power Supply Current		White Pattern	_	_	0.6	0.72	Α	(3)	
		Heavy Loading pattern	_	-	1.36	1.65	Α		
		Black Pattern	_	F	0.6	0.72	Α		
	Differential Ir Threshold Vo		V _{LVTH}	+100	_	+300	mV		
	Differential Ir	Differential Input Low Threshold Voltage		-300	_	-100	mV		
LVDS interface	Common Inp	out Voltage	V _{CM}	1.0	1.2	1.4	V	(4)	
interrace	Differential in (single-end)	Differential input voltage (single-end)		200	_	600	mV		
	Terminating I	Terminating Resistor		_	100	_	ohm		
CMIS	Input High Th	nreshold Voltage	V _{IH}	2.7	_	3.3	V		
interface Input Low Th		reshold Voltage	V _{IL}	0	_	0.7	V		

Note (1) The module should be always operated within the above ranges.


The ripple voltage should be controlled under 10% of Vcc (Typ.)

Note (2) Measurement condition:


Version 2.0 Date 26 Jul. 2012







Vcc rising time is 470us




Version 2.0 10 Date 26 Jul. 2012




PRODUCT SPECIFICATION

Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, f_v = 120 Hz, whereas a power dissipation check pattern below is displayed.



Note (4) The LVDS input characteristics are as follows:



Version 2.0 11 Date 26 Jul. 2012





PRODUCT SPECIFICATION

3.2 BACKLIGHT UNIT

3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C)

The backlight unit contains 2 pcs LED light bar, and each light bar has 8 string LED

Parameter	Symbol		Value		Unit	Note
Parameter	Symbol	Min.	Тур.	Max.	Offic	Note
On a Stein or Commont	I _{L(2D)}	99	105	112	mA	(1)
One String Current	I _{L(3D)}	376	400	424	mApeak	3D ENA=ON
One String Voltage	V_W	38.5	-	43.68	V_{DC}	I _L =105mA
One String Voltage Variation	$\triangle V_W$	-	-	2	V	
Life time	-	30,000	-	-	Hrs	(2)

Note (1) Dimming Ratio=100%

Note (2) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = 25±2°C, I_L =105mA.

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note	
Farameter	Symbol	Min. Typ. Max.		Max.	Offic	Note	
Power Consumption	P _{BL(2D)}		80	92	W	(1), (2) IL = 105mA	
Fower Consumption	P _{BL(3D)}		76	96	W	(1), (2) IL=400mA.	
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC		
	I _{BL(2D)}	_	3.3	3.7	A	Non Dimming	
Converter Input Current	I _{BL(3D)}	_	3.2	4	A		
Input Inrush Current	I _{R(2D)}	-	-	6.5	Apeak	V _{BL} =22.8V,(IL=typ.) (3), (6)	
input iniusii Current	I _{R(3D)}	-	-	10	Apeak	V _{BL} =22.8V,(IL= 360mA.)(3), (6)	
Dimming Frequency	FB	170	180	190	Hz	(5)	
Minimum Duty Ratio	DMIN	5	10	-	%	(4), (5)	

Note (1) The power supply capacity should be higher than the total converter power consumption PBL.

Version 2.0 12 Date 26 Jul. 2012






Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.

- Note (2) The measurement condition of Max. value is based on 50" backlight unit under input voltage 24V, average LED current 112 mA at 2D Mode (LED current 424 mA_{peak} at 3D Mode) and lighting 1 hour later.
- Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.
- Note (4) EPWM signal have to input available duty range. Between 97% and 100% duty(DDR) have to be avoided.(97% < DDR < 100%) But 100% duty(DDR) is possible. 5% duty(DDR) is only valid for electrical operation.
- Note (5) FB and DDR are available only at 2D Mode
- Note (6) Below diagram is only for power supply design reference.

Test Condition: VBL=22.8V,IL=105mA at 2D Mode/IL=(400)mApeak at 3D Mode.



Date 26 Jul. 2012



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Ob. al	Test Value		11	Note		
		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
On/Off Control Voltage	ON	- VBLON	_	2.0	_	5.0	V	
On/On Control voltage	OFF	VBLOIN	_	0	_	0.8	V	
External PWM Control	НІ		_	2.0	_	5.25	V	Duty on
Voltage	LO	VEPWM	_	0	_	0.8	V	(5), (6)
External PWM Frequency		F _{EPWM}	_	150	160	170	Hz	Normal mode
Error Signal		ERR	_	_	->	-	_	Abnormal: Open collector Normal: GND (4)
VBL Rising Time		Tr1	_	30		_	ms	10%-90%V _{BL}
Control Signal Rising Time		Tr	_)_	100	ms	
Control Signal Falling Time		Tf	-0	_>	_	100	ms	
PWM Signal Rising Tim	PWM Signal Rising Time			_	_	50	us	(6)
PWM Signal Falling Time		TPWMF	_	_	_	50	us	(6)
Input Impedance		Rin	_	1	_	_	ΜΩ	EPWM, BLON
PWM Delay Time		TPWM		100	_	_	ms	(6)
DI ON Delay Tire		T _{on}		300	_	_	ms	
BLON Delay Time		T _{on1}	_	300	_	_	ms	
BLON Off Time		Toff	_	300	_	_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Version 2.0


Turn OFF sequence: BLOFF → PWM signal → VBL


- Note (4) When converter protective function is triggered, ERR will output open collector status.
- Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.



PRODUCT SPECIFICATION

Note (6) EPWM is available only at 2D Mode.






Version 2.0 15 Date 26 Jul. 2012





4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE



Version 2.0 16 Date 26 Jul. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





5.INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

CNF1 Connector Part No.: FCN (WF23-400-513C) or P2 (187059-51221)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	SCL	I2C Serial Clock (for 3D format selection function)	(11)
3	SDA	I2C Serial Data (for 3D format selection function)	(11)
4	N.C.	No Connection	(1)
5	L/R_O	Output signal for Left Right Glasses control	(10)
6	N.C.	No Connection	(1)
7	SELLVDS	Input signal for LVDS Data Format Selection	(2)(7)
3	N.C.	No Connection	
9	N.C.	No Connection	(1)
10	N.C.	No Connection	
11	GND	Ground	
12	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
13	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
14	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(0)
15	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(9)
16	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
17	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	OCLK-	Odd pixel Negative LVDS differential clock input	(0)
20	OCLK+	Odd pixel Positive LVDS differential clock input	(9)
21	GND	Ground	
22	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(0)
23	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(9)
24	N.C.	No Connection	(4)
25	N.C.	No Connection	(1)
26	2D/3D	Input signal for 2D/3D Mode Selection	(3)(6)(8)
27	L/R	Input signal for Left Right eye frame synchronous(Frame sequence mode)	(4)(8)

Version 2.0 17 Date 26 Jul. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





28	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
29	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
30	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(0)
31	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(9)
32	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
33	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	ECLK-	Even pixel Negative LVDS differential clock input.	(0)
36	ECLK+	Even pixel Positive LVDS differential clock input.	(9)
37	GND	Ground	
38	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(0)
39	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(9)
40	N.C.	No Connection	(1)
41	N.C.	No Connection	(1)
42	LD_EN	Input signal for Local Dimming Enable	(5)(8)
43	SCN_EN	Input signal for Scanning Enable	(6)(8)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N C	No Commention	(4)
	N.C.	No Connection	(1)
48	VCC	+12V power supply	(1)
			(1)
48	VCC	+12V power supply	(1)

Version 2.0 18 Date 26 Jul. 2012





PRODUCT SPECIFICATION

CN6 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE))

1	N.C.	No Connection	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	
4	GND	Ground	
5	N.C.	No Connection	(1)
6	L/R_O	Output signal for Left Right Glasses control	(10)
7	N.C.	No Connection	
8	N.C.	No Connection	(1)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) 2D/3D mode selection.

L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
Н	3D Mode

Note (4) Input signal for Left Right eye frame synchronous

 V_{IL} =0~0.8 V, V_{IH} =2.0~3.3 V

L/R	Note
L	Right synchronous signal
Н	Left synchronous signal

Version 2.0 19 Date 26 Jul. 2012





PRODUCT SPECIFICATION

Note (5) Local dimming enable selection.

L= Connect to GND, H=Connect to +3.3V or Open

LD_EN	Note
L	Local Dimming Disable
H or Open	Local Dimming Enable

LD_EN enable pin should be set in power on stage. Backlight should be turned off in the period of changing original setting after power on.


Note (6) Scanning enable selection.

L= Connect to GND or Open, H=Connect to +3.3V

SCN_EN	Note
L or Open	Scanning Disable
Н	Scanning Enable

Note (7) Interface optional pin has internal scheme as following diagram.

Customer should keep the interface voltage level requirement which including Panel board loading as below.




Version 2.0 20 Date 26 Jul. 2012





Note (8) Interface optional pin has internal scheme as following diagram.

Customer should keep the interface voltage level requirement which including Panel board loading as below.



Note (9) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (10) The definition of L/R_O signal as follows

L= 0V, H= +3.3V


L/R_O	Note
L	Right glass turn on
Н	Left glass turn on



PRODUCT SPECIFICATION


Note (11) Please reference Appendix A

Note (12) Currently, we only support line alternative format (1st line is left signal), show as the attached block diagram. In the future, we will support other format.



Line alternative format

Note (13) LVDS connector pin order defined as follows







5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN,3: FF01-431-123A (FCN) or 196388-12041-3 (P-TWO)

Pin No.	Symbol	Description
1	VLED+	
2	VLED+	Positive of LED string
3	VLED+	
4	NC	NC
5	N-	
6	N-	
7	N-	
8	N-	Negative of LED string
9	N-	Negative of LED string
10	N-	
11	N-	
12	N-	

CN,6: FF01-431-123A (FCN) or 196388-12041-3 (P-TWO)

Pin No.	Symbol	Description
12	VLED+	
11	VLED+	Positive of LED string
10	VLED+	
9	NC	NC
8	N-	
7	N-	
6	N-	
5	N-	Negative of LED string
4	N-	Negative of LLD string
3	N-	
2	N-	
1	N-	

Version 2.0 23 Date 26 Jul. 2012





5.3 DRIVING BOARD UNIT

CN1(Header): JH2-D4-143N (FCN) or Cl0114M1HR0-LA (CvilLux)

Pin No.	Symbol	Feature					
1							
2							
3	VBL	+24V					
4							
5							
6							
7							
8	GND	GND					
9							
10							
11	ERR	Normal (GND) Abnormal (Open					
12	BLON	BL ON/OFF					
13	NC	NC					
14	E_PWM	External PWM Control					


Notice

1. If Pin14 is open, E_PWM is 100% duty.





5.4 BLOCK DIAGRAM OF INTERFACE



Version 2.0 25 Date 26 Jul. 2012





ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data DE: Data enable signal

DCLK: Data clock signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Version 2.0 26 Date 26 Jul. 2012




5.5 LVDS INTERFACE


JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA LVDS format



JEDIA LVDS format



Version 2.0 27 Date 26 Jul. 2012





5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da	ata	Sigr	nal										
	Red						Green				Blue														
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	В3	B2	В1	E
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
-	:	:	:	:	:	:	:	:	4	:(:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Red	:	:	:	:	:	:	:	:				÷	:	:	:	:	:	:	:	:	:	:	:	:	
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
cale	:	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
)f	:	ŀ	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
JI CCIII	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
iu c	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Version 2.0 28 Date 26 Jul. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.0 29 Date 26 Jul. 2012





6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.

	* '						
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	77	MHz	
LVDS Receiver	Input cycle to cycle jitter	T _{rcl}	ı	ı	200	ps	(2)
Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	ı	F _{clkin} +2%	MHz	(3)
	Spread spectrum modulation frequency	F _{SSM}	ı	ı	200	KHz	(3)
LVDS Receiver Data	Receiver Skew Margin	T _{RSKM}	-400		400	ps	(4)

6.1.1 Timing spec for Frame Rate = 50Hz

Signal	Ite	em	Symbol	Min.	Тур.	Max.	Unit	Note
Frame rate	2D r	node	F _{r5}	47	50	53	Hz	(8),(9)
Vertical		Total	Tv	1115	1125	1380	Th	Tv=Tvd+Tvb
Active Display	2D Mode	Display	Tvd	1080	1080	1080	Th	_
Term		Blank	Tvb	35	45	300	Th	_
Horizontal		Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Active Display	2D Mode	Display	Thd	960	960	960	Tc	_
Term		Blank	Thb	90	140	190	Tc	_

Version 2.0 30 Date 26 Jul. 2012





6.1.2 Timing spec for Frame Rate = 60Hz

Signal	Item		Symbol	Min.	Тур.	Max.	Unit	Note	
Eromo roto	2D	mode	F _{r6}	57	60	62.5	Hz	(8),(9)	
Frame rate	3D	mode	F _{r6}	60	60	60	Hz	(6),(8),(9)	
		Total	Tv	1115	1115 1125		Th	Tv=Tvd+Tvb	
Vertical	2D Mode	Display	Tvd	1080	1080	1080	Th	_	
Active		Blank	Tvb	35	45	300	Th	-	
Display	3D Mdoe	Total	Tv		1125		Th		
Term		Display	Tvd		1080	Th	(5), (7)		
		Blank	Tvb		45		Th		
		Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
Horizontal	2D Mode	Display	Thd	960	960	960	Тс	_	
Active		Blank	Thb	90	140	190	Тс	_	
Display		Total	Th	1050	1100	1150	Тс	Th=Thd+Thb	
Term	3D Mdoe	Display	Thd	960	960	960	Тс	_	
		Blank	Thb	90	140	190	Tc	_	

Note (1) Please make sure the range of pixel clock has follow the below equation:


 $\mathsf{Fclkin}(\mathsf{max}) \ge \mathsf{Fr}_6 \times \mathsf{Tv} \times \mathsf{Th}$

 $\mathsf{Fr}_{\mathsf{5}} \times \mathsf{Tv} \times \mathsf{Th} \ge \mathsf{Fclkin(min)}$





INPUT SIGNAL TIMING DIAGRAM




• VBP max : 150 line


Suggest VBP = VFP = ½ * (Vtotal - Vdisplay)






PRODUCT SPECIFICATION





Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$




Version 2.0 33 Date 26 Jul. 2012




PRODUCT SPECIFICATION

Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (4) LVDS receiver skew margin is defined and shown as below.

LVDS RECEIVER INTERFACE TIMING DIAGRAM




- Note (5) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 50Hz 3D mode and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 60Hz 3D mode
- Note (6) In 3D mode, the set up Fr5 and Fr6 in Typ. ±3 Hz .In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)
- Note (7) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)
- Note(8) The frame-to-frame jitter of the input frame rate is defined as the above figures. FRn = FRn-1 \pm 1.8%.
- Note(9) The setup of the frame rate jitter > 1.8% may result in the cosmetic LED backlight symptom but the electric function is not affected.

Version 2.0 34 Date 26 Jul. 2012







$$FR_n = FR_{n-1} \pm 1.8\%$$

Version 2.0 35 Date 26 Jul. 2012




6.2 POWER ON/OFF SEQUENCE

Global LCD Panel Exchange Center

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

6.2.1 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.




Power ON/OFF Sequence

Version 2.0 36 Date 26 Jul. 2012





6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON



- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) When 2D/3D mode is changed, TCON will insert black pattern internally. During black insertion, TCON would load required optical table and TCON parameter setting. The black insertion time should be longer than 650ms because TCON must recognize 2D or 3D format and set the correct parameter.

Version 2.0 37 Date 26 Jul. 2012





Note (7) Vcc must decay smoothly when power-off.

Version 2.0 38 Date 26 Jul. 2012





PRODUCT SPECIFICATION


7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	На	50±10	%RH		
Supply Voltage	V _{cc}	12±1.2	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
LED Current	I _L	105±6.3	mA		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.

Local Dimming Function should be Disable before testing to get the steady optical characteristics (According to 5.1 CNF1 Connector Pin Assignment, Pin no. "42")



Version 2.0 39 Date 26 Jul. 2012





7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item Symbol		Condition	Min.	Тур.	Max.	Unit	Note		
Contrast Ratio		CR			3500	5000	-	-	Note (2)
Response Time		Gray to gray				6.5	13	ms	Note (3)
Center Lum	ninance of	. 2D			320	400	-	cd/m ²	Note (4)
White		L _C	3D			85	-	cd/m ²	Note (8)
White Variation	า	δW					1.3	_	Note (6)
			2D		-		4	%	Note (5)
Cross Talk		СТ	3D-W	1		4	<u>_</u>	%	Note (8)
		3D-D				11	-	%	Note (8)
	Dod	F	₹x	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.644		-	
	Red	F	₹у	Viewing angle at		0.330		-	
	Green	Gx Gy Bx		normal direction	Typ 0.03	0.296	Typ.+	-	
						0.595		-	
Color	Blue					0.148		-	
Chromaticity		E	Зу		0.03	0.054	0.03	-	
Omomations	White	Wx Wy color temperature C.G.				0.280		-	
						0.290		-	
	Correlated of					9800		K	
	Color Gamut				-	72	-	%	NTSC
Viewing Angle	Horizontal	θ_x +			80	88	-		
	Horizoniai	ϵ) _x -	CR≥20	80	88	1	Deg.	(1)
	Vertical	θ	Y +	UR2ZU	80	88	-		
	vertical	ϵ) _Y -		80	88	-		
Transmission of the up polarize		Φ) _{up}	-	-	90	-	Deg.	(7)


Version 2.0 40 Date 26 Jul. 2012



PRODUCT SPECIFICATION

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80.



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L1023: Luminance of gray level 1023

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Version 2.0 41 Date 26 Jul. 2012

Date 26 Jul. 2012



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 1023 at center point.

L_C = L (5), where L (x) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)



YA = Luminance of measured location without gray level 1023 pattern (cd/m2)

YB = Luminance of measured location with gray level 1023 pattern (cd/m2)



Note (6) Definition of White Variation (δW):

Version 2.0

Measure the luminance of gray level 1023 at 5 points


δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]

42






PRODUCT SPECIFICATION




Note (7) This is a reference for designing the shutter glasses of 3D application. Definition of the transmission direction of the up polarizer:



The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.







Version 2.0 44 Date 26 Jul. 2012




PRODUCT SPECIFICATION


Note(8) Definition of the 3D mode performance (measured under 3D mode, use CMI's shutter glass):

a. Test pattern

Left eye image and right eye image are displayed alternated



Measurement setup



Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation.

The luminance of the test pattern "WW", denoted L(WW); the luminance of the test pattern "WB", denoted L(WB); the luminance of the test pattern "BW", denoted L(BW); the luminance of the test pattern "BB", denoted "L(BB)

- Definition of the Center Luminance of White, Lc (3D): L(WW)
- Definition of the 3D mode white crosstalk, CT (3D-W): $CT(3D-W) \equiv \frac{L(WB) L(BB)}{L(WW) L(BB)}$
- Definition of the 3D mode dark crosstalk, CT (3D-D) : $CT(3D-D) \equiv \left| \frac{L(WW) L(BW)}{L(WW) L(BB)} \right|$

Version 2.0 45 Date 26 Jul. 2012





8. DEFINITION OF LABELS

Global LCD Panel Exchange Center

8.1 CMI MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





Model Name: V500HK1-LS6

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line : $1 \rightarrow \text{Line} 1$, $2 \rightarrow \text{Line} 2$, ...etc.

Version 2.0 46 Date 26 Jul. 2012





9. Packaging

9.1 PACKING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions: 1235(L) X 258 (W) X 751 (H)
- (3) Weight: approximately 53.6 Kg (4 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method





Figure.9-1 packing method



PRODUCT SPECIFICATION

Sea / Land Transportation (40ft HQ Container)

Sea / Land Transportation (40ft/20ft Container)



Air Transportation




Figure. 9-2 Packing method

Date 26 Jul. 2012





Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 SAFETY STANDARDS

Version 2.0

The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard
	UL	UL60950-1:2nd Ed.,2011
Information Technology equipment	cUL	CAN/CSA C22.2 No.60950-1-07,2nd Ed.,2011
	CB	IEC60950-1:2005+A1:2009 / EN60950-1:2006+ A11:2009+A1:2010+A12:2011
	UL	UL60065: 7th Ed.,2007
Audio/Video Apparatus	cUL	CAN/CSA C22.2 No.60065-03,1st Ed.,2006+A1:2006
	CB	IEC60065:2001+ A1:2005 +A2:2010 / EN60065:2002 + A1:2006 + A11:2008+A2:2010+A12:2011

If the module displays the same pattern for a long period of time, the phenomenon of image sticking may be occurred.

49 The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited






PRODUCT SPECIFICATION

11. MECHANICAL CHARACTERISTIC

(Bezel by CMI)




Version 2.0 50 Date 26 Jul. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





(Bezel by CMI)




Version 2.0 51 Date 26 Jul. 2012





(Bezel by CMI)



Version 2.0 52 Date 26 Jul. 2012





Appendix A

Local Dimming demo function

A.1 I2C address and write command

Device address: 0xe0Register address: 0x65

Command data: 0x16 0x00 0x00 0x00 0x00 0x00: Local Dimming demo mode OFF (Note 1)

 $0x16\ 0x00\ 0x00\ 0x00\ 0x01$: Local Dimming demo mode ON (Demo in right

half screen) (Note 2)

Preamble data: 0x26 0x38

I2C data:

	Device Address		Preamble data	Preamble data		
START	11100000 (0xE0)	ACK	00100110 (0x26)	ACK	00111000 (0x38)	ACK
	Register Address		Command Data		Command Data	
	01100101 (0x65)	ACK	00010110 (0x16)	ACK	00000000 (0x00)	ACK

Command Data		Command Data Command Data			
0000000 (0x00)	ACK	00000000 (0x00)	ACK	00000000 (0x00)	ACK

Command Data


0000000	1 STOP
(0x01)	

Version 2.0 53 Date 26 Jul. 2012






Note 1: Local Dimming demo OFF



Note 2: Local Dimming demo ON



Version 2.0 54 Date 26 Jul. 2012





A.2 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t _{SU-STA}	Start setup time	250	ı	ns
t _{HD-STA}	Start hold time	250	ı	ns
t _{SU-DAT}	Data setup time	80	-	ns
t _{HD-DAT}	Data hold time	0	-	ns
t _{SU-STO}	Stop setup time	250	1	ns
t _{BUF}	Time between Stop condition and	500		ns
	next Start condition	500 -		115

